

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	52	rule and application and design and library and object and runtime and checker and @ad<"20030820"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/03/30 12:45
L2	1454	(706/47 or 706/46 or 706/14) and @ad<"20030820"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/03/30 12:46
S1	3	"10090256"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/03/30 07:31
S2	2	"6606735".did.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/03/30 12:04


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#)

 Welcome United States Patent and Trademark
Office

Search Results
[BROWSE](#) [SEARCH](#) [IEEE XPLORE GUI](#)

 Results for "(((rule and application and design and circuit and object)<in>metadata))
<and> (pyr >..."

 Your search matched **13** of **1332769** documents.

 A maximum of **100** results are displayed, **100** to a page, sorted by **Relevance** in **Descending** order.

» Search Options
[View Session History](#)
[New Search](#)
Modify Search

(((rule and application and design and circuit and object)<in>metadata))

☐ Check to search only within this results set

Display Format: ☒ Citation ☐ Citation & Abstract

[view selected items](#)
[Select All](#) [Deselect All](#)
» Key
IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

- ☐ **1. TDRC-a symbolic simulation based design for testabil**
Varma, P.;
Test Conference, 1990. Proceedings., International
10-14 Sept. 1990 Page(s):1055 - 1064
Digital Object Identifier 10.1109/TEST.1990.114130
AbstractPlus | Full Text: [PDF\(824 KB\)](#) **IEEE CNF**
Rights and Permissions
- ☐ **2. The input/output specifications analyzer for IC design:**
Lee, E.S.; Chang, H.T.; Wu, K.W.; Kovesdi, R.;
Custom Integrated Circuits Conference, 1989., Proceeding
15-18 May 1989 Page(s):19.1/1 - 19.1/4
Digital Object Identifier 10.1109/CICC.1989.56787
AbstractPlus | Full Text: [PDF\(348 KB\)](#) **IEEE CNF**
Rights and Permissions
- ☐ **3. Design and analysis of electric circuits using Java**
Lazarek, L.; Peters, J.F.;
Electrical and Computer Engineering, 2001. Canadian Con
Volume 2, 13-16 May 2001 Page(s):851 - 856 vol.2
Digital Object Identifier 10.1109/CCECE.2001.933552
AbstractPlus | Full Text: [PDF\(516 KB\)](#) **IEEE CNF**
Rights and Permissions
- ☐ **4. Enhancing extensibility of the design rule checker of a**
object-oriented modeling
Khawaja, A.A.;
Computer Software and Applications Conference, 1997. C
Proceedings., The Twenty-First Annual International
13-15 Aug. 1997 Page(s):104 - 108
Digital Object Identifier 10.1109/CMPSAC.1997.624771
AbstractPlus | Full Text: [PDF\(448 KB\)](#) **IEEE CNF**
Rights and Permissions

- ☐ **5. Developing a distributed architecture for design rule c**
Pais, A.P.V.; Anido, M.L.; Oliveira, C.E.T.;
Circuits and Systems, 2001. MWSCAS 2001. Proceedings
2001 Midwest Symposium on
Volume 2, 14-17 Aug. 2001 Page(s):678 - 681 vol.2
Digital Object Identifier 10.1109/MWSCAS.2001.986279
[AbstractPlus](#) | Full Text: [PDF\(217 KB\)](#) **IEEE CNF**
[Rights and Permissions](#)

- ☐ **6. Global interconnect design for high speed ULSI and s**
Li-Rong Zheng; Bingxin Li; Tenhunen, H.;
ASIC/SOC Conference, 1999. Proceedings. Twelfth Annu
15-18 Sept. 1999 Page(s):251 - 256
Digital Object Identifier 10.1109/ASIC.1999.806514
[AbstractPlus](#) | Full Text: [PDF\(344 KB\)](#) **IEEE CNF**
[Rights and Permissions](#)

- ☐ **7. Guerrilla tactics: motivating design patterns for high-c**
applications
Hugue, M.M.; Purtilo, J.;
Software Engineering Workshop, 2002. Proceedings. 27th
Goddard/IEEE
5-6 Dec. 2002 Page(s):33 - 39
Digital Object Identifier 10.1109/SEW.2002.1199447
[AbstractPlus](#) | Full Text: [PDF\(262 KB\)](#) **IEEE CNF**
[Rights and Permissions](#)

- ☐ **8. An Approach to Intelligent Assistance for the Specific**
Design Using Objects and Rules
Mueller-Glaser, K.D.; Bortolazzi, J.;
Design Automation, 1989. 26th Conference on
25-29 June 1989 Page(s):472 - 477
[AbstractPlus](#) | Full Text: [PDF\(752 KB\)](#) **IEEE CNF**
[Rights and Permissions](#)

- ☐ **9. Simulating von-Neumann machines in an object orient**
Frei, M.;
Applications of Object-Oriented Programming. IEE Colloqu
16 Nov 1989 Page(s):5/1 - 5/6
[AbstractPlus](#) | Full Text: [PDF\(244 KB\)](#) **IEE CNF**

- ☐ **10. Module compilation for analog and mixed analog digit**
Berkcan, E.; Currin, B.;
Circuits and Systems, 1990.. IEEE International Symposi
1-3 May 1990 Page(s):831 - 834 vol.2
Digital Object Identifier 10.1109/ISCAS.1990.112212
[AbstractPlus](#) | Full Text: [PDF\(452 KB\)](#) **IEEE CNF**
[Rights and Permissions](#)

- ☐ **11. Fuzzy logic approach to VLSI placement**
Kang, E.Q.; Rung-Bin Lin; Shragowitz, E.;
Very Large Scale Integration (VLSI) Systems, IEEE Trans
Volume 2, Issue 4, Dec. 1994 Page(s):489 - 501
Digital Object Identifier 10.1109/92.335016
[AbstractPlus](#) | Full Text: [PDF\(1080 KB\)](#) **IEEE JNL**
[Rights and Permissions](#)

- ☐ **12. An environment for the development of knowledge ba**

for assistance to VLSI design

Jacome, M.R.P.S.F.; Lanca, M.J.A.;
Electrotechnical Conference, 1989. Proceedings. 'Integral
Industry and Education in Energy and Communication En
MELECON '89., Mediterranean

11-13 April 1989 Page(s):315 - 319

Digital Object Identifier 10.1109/MELCON.1989.50045

AbstractPlus | Full Text: PDF(448 KB) IEEE CNF
Rights and Permissions

☐ **13. A fully integrated characterization and management s
libraries**

Toyoda, T.; Suzuki, M.; Nishiguchi, N.;
ASIC Conference and Exhibit, 1992., Proceedings of Fifth
International

21-25 Sept. 1992 Page(s):245 - 248

Digital Object Identifier 10.1109/ASIC.1992.270267

AbstractPlus | Full Text: PDF(268 KB) IEEE CNF
Rights and Permissions

Help

Indexed by



© Copyright